Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Sram array power dissipation

Status
Not open for further replies.

oly

Junior Member level 3
Joined
Jul 17, 2014
Messages
27
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Location
Jaipur, Rajasthan, India
Activity points
165
I want to know that if i will create a 6T sram array of 2x2 then if i want to calculate the power dissipation then how can i do this? i know how to calculate the power dissipation for the cell. but i want to know that how to calculate power dissipation for the array means for the architecture including sense amplifier,write column circuit,row decoder and column decoder?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top