spyglass question on equivalence checking

Status
Not open for further replies.

vcnvcc

Full Member level 2
Joined
Jul 21, 2006
Messages
132
Helped
3
Reputation
6
Reaction score
2
Trophy points
1,298
Activity points
2,210
Hi friends,

I have question on equivalence checking.

1. Is equivalence checking and formal verification is same?
--I say yes, in cadence term it is equivalence checking and in synopsys term it is formal verification, am I right?

2. Is spyglass is used for equivalence checking/formal verification?
-- I dont know, if you have any idea pls share.

Thanks in advance.
 

formal verification is a method of comparing a design with a model and reporting whether the design satisfies the model.
The model could be in different format (e.g. RTL, Assertions etc)
Formal verification in general terms is used when the model is assertion based.
Equivalence checking is a subset of formal verification where the model is either an RTL or netlist (Most probably generated from the reference RTL
 

 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…