Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Well Insertion delay is mainly done to achieve tolerable skew. and the tolerable skew will tell u abt the driving schemes. Driving schemes will define how ur buffers are inserted in interconnects. For this pls refer Low power Design by Yeap.
Slew: The rate of change of voltage. this in turn is dependant on the circuit RC component.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
