Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

+/- sinusoid from AD9850 DDS chip.

Status
Not open for further replies.

zoulzubazz

Member level 5
Member level 5
Joined
Apr 26, 2012
Messages
87
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,288
Visit site
Activity points
2,040
hey,

the requirement is to generate a sinusoid about +/-1V peak to peak somewhere close to 10MHz. The AD9850 DDS chip can be used to achieve this frequency but can output only dc and upwards. Is there a way to transform the output from the DDS to a sinusoid split between + and - voltage. thanks very much.
 

thanks FvM, the ability of a cap to block DC is sort of the fundamentals. simulated this in spice and it works. this might sound daft but I don't understand the physics behind it though, how can a cap source a voltage below ground.
 

A capacitor cannot pass DC, thus any signal through a capacitor must have an average DC value of 0V. This means any sinewave through a capacitor will be centered around 0V with equal plus and minus peaks to give a 0V average value.
.
Since above ground (+) and below ground (-) are just voltages relative to ground a capacitor output can readily go either way. There's nothing special about "below ground" as compared to "above ground" to a capacitor.
 
  • Like
Reactions: David_

    David_

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top