signed addition in verilog

[superhet]

verilog addition

im doing a project in which i need to add two signed numbers. how can i check for underflow and overflow?

module stimulus;

reg signed [7:0] a,b;
wire signed [7:0] c;

signed_adder my_adder(a,b,c);

initial
begin
$monitor($time, " a = %d,  b = %d, c = %d", a, b, c);
end

initial
begin
	a = 127; b = 127;
end

endmodule

module signed_adder(a,b,c);

input signed [7:0] a,b;
output signed [7:0] c;

assign c = a+b;

endmodule

the above simulation gives me 127+127=-2

can somebody help??????????

 

[tarkyss]

verilog signed addition

the width a, b, and c are all 8 bits
8 bits can present -128~127 only
but 127+127=254, but c is only 8 bits
so the results is wrong
so the width must be 9 bits at least
the code is as follow
wire [8:0] c;
assign c={a[7],a}+{b[7],b};

 

[Matrix_YL]

verilog signed

Hi tarkyss

assign c={a[7],a}+{b[7],b};

We must do like this ?
I feel following description is ok

module signed_adder(a,b,c); 

input signed [7:0] a,b; 
output signed [8:0] c; 

assign c = a+b; 

endmodule