Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Signal Integrity, Transmission Lines courses

Status
Not open for further replies.

STOIKOV

Full Member level 4
Joined
Nov 18, 2005
Messages
236
Helped
8
Reputation
16
Reaction score
2
Trophy points
1,298
Activity points
3,083
someone knows about signal integrity, transmission lines courses that can attend ?
Need for coupling impedances of instruments with chips through transmission lines, and knowledge about test techniques.

I've found Gigatest and BetheSignal courses but this last is just on-line.
 

STOIKOV

Full Member level 4
Joined
Nov 18, 2005
Messages
236
Helped
8
Reputation
16
Reaction score
2
Trophy points
1,298
Activity points
3,083
any idea of signal integrity courses given in some site ? Need for characterize RFICs either on-wafer or doing coupling through traces to SMC connectors.

thks
 

Manjunatha_hv

Advanced Member level 3
Joined
Aug 3, 2005
Messages
810
Helped
240
Reputation
480
Reaction score
122
Trophy points
1,323
Location
INDIA
Activity points
8,691
Hi STOIKOV,

There are couple of good presentations available at the below mentioned website...

https://www.appwave.com/support/training/webinars.html

Signal Integrity Modeling of High Speed Analog Nets: Cross-Domain Simulation at the Chip, Package, and Board Levels
It is important that the behavior of the critical analog nets be accurately predicted as the chip, package, and board are being designed. The designer is faced with the task of a "cross-domain“ modeling problem, where the interconnect must be designed in different technologies concurrently. In this seminar, I show a specific example of an output signal from a power amplifer going from the chip, through bondwires onto the package, and then to the system board. The designer corrects for package mismatches by placing a capacitor on the board. Simulations incorporate the effects of the entire path. The example will be used to demonstrate layout and simulation in cross-domain technologies and the proper configuration of the setup files.

[The slides and notes are available to our Customers in KB Article #170771]

Advanced Interconnect Modeling Technology in Microwave Office(R) and Analog Office™
Accurate interconnect modeling is critical at board, package, and chip levels. Traditional interconnect models have shortcomings that can lead to serious errors in the prediction of system performance. In this seminar, the attendee will see a number of advanced interconnect models to overcome the limitations of traditional methods. Topics include: Inet™ technology, X models, and electromagnetic simulation technology as applied to interconnect models.

[The slides and notes are available to our Customers in KB Article #166450]

---manju---
 

    STOIKOV

    Points: 2
    Helpful Answer Positive Rating

Manjunatha_hv

Advanced Member level 3
Joined
Aug 3, 2005
Messages
810
Helped
240
Reputation
480
Reaction score
122
Trophy points
1,323
Location
INDIA
Activity points
8,691
Signal ignal Integrity ntegrity
Issues Due to Ground Bounce
 

    STOIKOV

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top