Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

sigma delta digital filter circuit implementation

Status
Not open for further replies.

qslazio

Full Member level 3
Joined
May 23, 2004
Messages
175
Helped
18
Reputation
36
Reaction score
7
Trophy points
1,298
Activity points
1,420
Hello everybody , i'm newbie to this subject.
After reading some material and papers, I still wondering that when implementing the modulator as well as the decimation filter in circuit stage, should we either use discrete time approach(using switch cap method) or some latch( flip-flop ) based style? Plz tell me in detail! Could you give me some materail particularly in circuit implementation.

Thanks a lot!
 

The modulator can be either descrete-time (switched-cap) or continuous-time (e.g gm-C) or even both (some stages descrete, some continuous).

The decimation filter is a digital circuit, that means FFs and logic.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top