Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

SEU tolerance implementacion for Altera

Status
Not open for further replies.
tapa

tapa

Super Member
Full Member level 2
Joined
Feb 17, 2002
Messages
133
Helped
8
Reputation
16
Reaction score
5
Trophy points
1,298
Location
spain
Activity points
1,096
seu cpld

Hello,

I will like to get information about the fault tolerance coding, tools, etc.

And about the CRC implementation on altera Virtex family and how to "fix" the wrong configuration memory (due SEU).


Thank you for all


TaPa
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top