Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

setting post layout clock transition using PT

Status
Not open for further replies.
P

polu

Newbie level 6
Joined
Jan 31, 2006
Messages
13
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,373
All,
I am basically looking for what difference the following settings can bring in the clock transition in a post layout netlist.

1) set_propogated_clock

2) set_clock_transition_delay
set_propogated_clock

Ofcourse, prelayout setting happens to be just set_clock_transition delay

Rgds.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top