Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Seeing unconstrained path after adding buffer

Status
Not open for further replies.

pdude

Junior Member level 2
Junior Member level 2
Joined
Apr 12, 2014
Messages
21
Helped
3
Reputation
6
Reaction score
2
Trophy points
3
Visit site
Activity points
115
Hi,

I had a setup violation on many paths so i added a clock buffer in the clock path to a ICG that was going to all those cells after checking that it was not affecting the setup for the next flops and hold also.
i did an add_repeater but now when i am reporting i am getting an unconstrained path.
Why?
 

You must have read in sdf file. If you do add repeater after reading SDF and not SPEF it will now not be able to compute new the new delay values because it does not have a table.
Hence, you see it unconstrained.
Please correct me if you are not using SDFs.

Thanks,
ro9ty
 
  • Like
Reactions: priyav

    priyav

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top