Non AMP

SDR/DDR SDRAM Controller Optimization

Thread starter cafukarfoo
Start date Sep 27, 2009

Status: Not open for further replies.

Sep 27, 2009

#1

C

cafukarfoo

Full Member level 3

Hi everyone,

Can anyone can share any common or special method/concept in optimizing a SDR/DDR SDRAM controller?

Thanks in advance for your input.

Status: Not open for further replies.

Similar threads

H
Altera DE2-115 SDRAM byte enables
- Started by hexaeder
- Mar 18, 2024
- Replies: 4
PLD, SPLD, GAL, CPLD, FPGA Design
K
SDRAM on CycloneV
- Started by kerob_labs
- Nov 27, 2023
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
A
Memory (DDR) for image processing FPGA board application
- Started by aminpix
- Nov 29, 2023
- Replies: 9
PLD, SPLD, GAL, CPLD, FPGA Design
A
FPGA to DDR connection
- Started by aminpix
- Aug 4, 2023
- Replies: 7
PLD, SPLD, GAL, CPLD, FPGA Design
H
How to generate circuit design in ADS using SDR plateform
- Started by hanen88
- Jun 1, 2023
- Replies: 0
PLD, SPLD, GAL, CPLD, FPGA Design