Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

SDF simulation debug

Status
Not open for further replies.
D

DHARMESH GUPTA

Newbie
Joined
Jul 8, 2021
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
6
How do we debug timing(SDF) simulation mismatches? Do we compare them to nontiming simulation results or what are other procedures to follow?
 

First You need clarify what kind of mismatches are they for eg. 'X mismatches' or 'Binary Mismatches' or some 'elaboration mismatches'.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top