Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Scenario - Short on FPGA pins

Status
Not open for further replies.

thiagu_comp

Member level 1
Joined
Jun 5, 2009
Messages
37
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Location
Bangalore
Activity points
1,502
Hi,
This is a question from electrical behavior point of view. What will happen when 2 output pins of the FPGA gets short and driving complementory logic? Lets consider that the 2 pins are LVCMOS. One driving Logic high and the other logic low. Is it like a power-gnd short, as there are no loads except the pass transistors of the CMOS in the path? Are there protection circuits available in the FPGA (Xilinx)? I see that there are some ESD diodes in the IOB architecture of Xilinx Spartan3E. Will this be of any help during this condition?
 

farhada

Advanced Member level 2
Joined
Oct 1, 2004
Messages
589
Helped
84
Reputation
168
Reaction score
30
Trophy points
1,308
Location
Nice, France
Activity points
5,027
Hi,
My personal experience is that most of the output drivers of the FPGA are pretty rigid and tolerate to be shorted as long as they are in the same standard, but if you have different standards for the pins, it may damage the output driver of the one driving it high if the current exceeds the maximum rating of the pin.

Cheers,
/Farhad
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top