Scaling factor from 0.6um & 0.18um to 90nm?

Thread starter MHML
Start date Dec 5, 2009

Status: Not open for further replies.

Dec 5, 2009

MHML

Junior Member level 1

Hi dears,
I need scaling factors for calculating delay time changes,Power consumption, bandwitdth and chip area from 0.6um & 0.18um (TSMC) process to 90nm (UMC) process.
I search ITRS (**broken link removed**) but no topic find about it.
thanks for your help.
Regards

Status: Not open for further replies.

Similar threads

W
UMC 0.18um erc error
- Started by wang wang
- Oct 28, 2023
- Replies: 3
Analog Integrated Circuit (IC) Design, Layout and more
R
Meaning of Sub-180nm or sub-90nm ?
- Started by rockykumar
- Nov 27, 2023
- Replies: 3
Analog Integrated Circuit (IC) Design, Layout and more
Y
How to get IC6.18 to use C libraries from virtuoso installation
- Started by yardum
- Dec 28, 2023
- Replies: 0
Analog Integrated Circuit (IC) Design, Layout and more
Z
how find UnCOX from Cadence
- Started by ZAIBI352
- Feb 15, 2024
- Replies: 1
Analog Integrated Circuit (IC) Design, Layout and more
F
Device Ro (1/gds) Change from Schematic to Extracted Post-layout
- Started by fpmkh0
- Nov 22, 2023
- Replies: 1
Analog Integrated Circuit (IC) Design, Layout and more

Scaling factor from 0.6um & 0.18um to 90nm?

MHML

Junior Member level 1

Similar threads

Privacy & Transparency

Privacy & Transparency