Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
It's quite normal that logic occupation of your code change with the software makinf synthese :
Those softs use differents simplification/optimisation algorithms, So result can't be the same, but the fonctionality hasn't change after synthesis.