Non AMP

RTL design guidelines document

Thread starter rag.perfect
Start date Dec 27, 2007

Status: Not open for further replies.

Dec 27, 2007

#1

R

rag.perfect

Member level 1

hi all...
plz find here some RTL design guidelines...

they will help u sure....

Dec 29, 2007

#2

S

sanjayk

Newbie level 6

RTL guidelines

What are the topics covered?

Dec 30, 2007

#3

lizarazu

Newbie level 4

RTL guidelines

Xilinx also has some rtl guideline for FPGA design
see wp231.pdf...

Dec 30, 2007

#4

J

jimaaa0

Newbie level 6

RTL guidelines

my friend just took patrt in the training of synopsys,and received a RTL Guide Line.perhapes this?

Status: Not open for further replies.

Similar threads

J
question on power analysis, after synthesize the verilog RTL model
- Started by jj00510
- Apr 18, 2024
- Replies: 3
ASIC Design Methodologies and Tools (Digital)
J
Question about wrappers in RTL code
- Started by JasonJung
- Oct 19, 2023
- Replies: 7
ASIC Design Methodologies and Tools (Digital)
A
Good practices to handle Empty/Null values in RTL
- Started by analog_malware
- Nov 29, 2023
- Replies: 3
ASIC Design Methodologies and Tools (Digital)
T
Prevent RTL Optimization Genus
- Started by toastrstroodel
- Aug 3, 2023
- Replies: 3
ASIC Design Methodologies and Tools (Digital)
F
shifting value in binary instead of decimal in rtl
- Started by fragnen
- Oct 23, 2023
- Replies: 1
ASIC Design Methodologies and Tools (Digital)