sun_ray
Advanced Member level 3
- Joined
- Oct 3, 2011
- Messages
- 772
- Helped
- 5
- Reputation
- 10
- Reaction score
- 5
- Trophy points
- 1,298
- Activity points
- 6,828
In Verilog-IEEE 1364.1, there in section 5.6 they writes about rom_block and logic_block attributes. What are these attributes which are named rom_block and logic_block there? Can you please provide some examples showing how this rom_block and logic_block look like?
In section 5.6 they writes about ROM modelling and introduces these two attributes, but they do not specify what it is and how it looks.
Regards
In section 5.6 they writes about ROM modelling and introduces these two attributes, but they do not specify what it is and how it looks.
Regards
