VLSI front end refers to Design Field. RTL Design, VHDL/Verilog designs, FPGA/ASIC Designs etc.
Verification is Post Simulation task. Usually its a back end step.
- - - Updated - - -
All the tasks between front end design(till simulation step) and actual chip fabrication are collectively quoted as back end design(functional and timing Verification tasks followed by physical Verification) in VLSI.