Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
iam doing project in reversible logic i have a pblm in writting the verilog code(structural model ) for jk flip flop based on the below paper ..since a feedback loop is present i couldnt get the output......
may i know how to reset the fliflop initially ????
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
