Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Restriction on RAM size on Chip

Status
Not open for further replies.

eng.obd_md

Newbie level 4
Newbie level 4
Joined
Jan 14, 2011
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,322
Hi,

I have a simple question, is there any restriction by technology vendors or fabrics on the size of Ram integrated on an ASIC chip? I mean can they be as big as the one want?

Cheers
 

Rams are designed for speed so a very big ram will not make sense because the design has to work for an optimal power/area/performance. there is always a limit on the number of bitcells that you can have in a ram. But yes there is usually a limit a number of bits you can have on a chip which is usually very large.
 

No, you can have all the chip be RAM if you want (apart from I/O pads, of course). These are generally called RAMs rather than ASICs though :)

In practice, some memory compilers used for typical ASICs will have size limitations, but you can get around this by combining multiple instances or designing the RAM by hand.
 

The first statement is not true that you can have any amount RAM in an ASIC chip. There is a limit based on number of bits you can have on a chip. This is something based on the yield of the design. By RAM we are talking about about embedded SRAM. This is in newer technologies like 28nm/20nm.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top