Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Resource usage for IP

Status
Not open for further replies.

nitu

Advanced Member level 4
Joined
Dec 5, 2004
Messages
100
Helped
10
Reputation
20
Reaction score
7
Trophy points
1,298
Location
India
Activity points
858
Hi..

I am working on a Digital IP. This IP is right now tested on FPGA.
As next step, I need to find resource estimation it is going to take 0.18u CMOS technology.
I will like to know whether there is a way to map resource usage in FPGA to IC. Xilinx FPGAs is been used and has resource data in terms of Slice/registers and LUTs.

Thanks for your time.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top