Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

resolution of dynamic comparator

Status
Not open for further replies.

pnsakanjankumar

Member level 2
Member level 2
Joined
Apr 13, 2011
Messages
49
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
India
Visit site
Activity points
1,625
I am designing a dynamic comparator as shown in figure. This circuit works as follows.
When phi is 0, the voutn and voutp are held at vdd and when phi is 1, one of the side is pulled down and finally the cross coupled inverters settle to a stable state.

Now I want to find static and dynamic resolution. I found the static resolution by changing the input DC voltages and by observing the output response.
How to find dynamic resolution and what does it actually mean?
comparator.PNG
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top