Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

RESISTIVITY orders of layers

Status
Not open for further replies.

Yathin P U

Junior Member level 3
Junior Member level 3
Joined
Oct 11, 2012
Messages
27
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,447
Hi all,

i know that the resistivity orders of layers are as follows:

N well(highest) -> diffusion -> poly -> M1 -> M2 -> M3 .......

but i want to know where does "gate oxide" and "substrate" fits in list.

thanks in advance.
 

Substrate resistivity is higher than N-well's, hence left of N-well.
Gate oxide is an isolator (and so would lie far far left of substrate), but can't be used as a resistor, anyway.
 
In fact it depends to specific technology.
The high resistivity polysilicon could have higher resistivity than n/p-well, also some higher metal layers (mostly used for MIMCAPs) has higher resistivity than routing metal layers. Also diffusion used for resistors could have higher resistivity than gate polysilicon. Everything depends to technology
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top