Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

resister averaging in flash adc

Status
Not open for further replies.

manissri

Full Member level 5
Joined
Apr 16, 2005
Messages
281
Helped
9
Reputation
18
Reaction score
3
Trophy points
1,298
Activity points
3,279
hi all ,
i want to desing the 1gs/s 6 bit flash adc.
for this i need the resister averaging method to reduce my DNL .
i am unable to understand how the resister network connected between the output of preamp will reduce the dnl.
if u have any thesis/links/docs to understand the basic fundamental of resister averaging .
plz help.
regards
manish
 

Are you referring to Abidi's IEEE paper to design this flash ADC? I remember he published a CMOS Flash ADC with resistive averaging.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top