Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Resistance of Parallel Plate Capacitance when Plates are "Touching"

Status
Not open for further replies.

SeriousTyro

Member level 2
Joined
Apr 5, 2010
Messages
49
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
1,620
Hi gents,

When conductive metal layers are connected, the overall resitivity of the metals is small. Though during this process, an oxide will form between these layers.
A parasitic capacitance can be calculated by using the simple parallel plate model.

However I am having trouble determining the overall resistance of this setup.

Below is what I have done, any suggestions would be highly appreciated.

Untitled.png
 

It all depends on the reactance of the capacitor and the value of Rp. If the values are say, 100Pf and 1K. At 50 Hz its a resistor with a very small capacitor across it. At 1GHZ it is a low impedance capacitor with high DC leakage, but is suitable for Vcc decoupling.
Frank
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top