shamala
Newbie level 4
- Joined
- Nov 26, 2012
- Messages
- 6
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1,281
- Activity points
- 1,325
Hi
I am trying build 14 bit cyclic ADC. To reduce noise floor by removing 1/f and offset, i am doing auto-zeroing.
In the figure auto-zeroing and gain setup is given.
even though i am doing auto zeroing the 1/f noise is not getting reduced in pssnoise analyis.
And one more thing is am using a gain boosting amplifier for MDAC . when am doing noise analysis in this, top most noise contributors are not main amplifer but they are from auxiliary amplifier and that too from current sources at the folding node.
I am trying build 14 bit cyclic ADC. To reduce noise floor by removing 1/f and offset, i am doing auto-zeroing.
In the figure auto-zeroing and gain setup is given.
even though i am doing auto zeroing the 1/f noise is not getting reduced in pssnoise analyis.
And one more thing is am using a gain boosting amplifier for MDAC . when am doing noise analysis in this, top most noise contributors are not main amplifer but they are from auxiliary amplifier and that too from current sources at the folding node.