Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Related to Clock latency interview question!!!

Status
Not open for further replies.
N

Nantha

Member level 1
Joined
Nov 5, 2009
Messages
34
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
India
Activity points
1,508
Hi all,

I know what is clock latency.. My question is " Assume that we are fixing the CTS with 10ns. Now we need to reduce the latency to 5ns." what should i do in design? Or what are the different way to reduce the latency? Plz reply......

I have such a lot of doubts in CTS. :( Please help me by attached some materials also... Thanks in advance... :)

Regards,
Nantha
 

There is no way to reduce latency??????? Or we've to start from placement?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top