Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

related divide by 2 operation for a dff

Status
Not open for further replies.

kumar781

Newbie level 5
Newbie level 5
Joined
Jul 5, 2012
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,322
hi

if the output of DFF(qbar) is connected back to input then the clock frequency gets divided by 2 can anyone explain how it is exactly happening when cmos circuits is used for designing dividers.what should be the input given in such cases .
 

Falstad's animated simulator is ideal for observing the action.

It turns wires green when they are positive polarity, gray when they are neutral.

Its library of circuits comes with a D flip flop made from individual gates.
It's just a matter of drawing a wire from the Not-Q output to the D input.

Click the link below to open the falstad.com website, load the schematic below, and run it on your computer. (Click Allow to load the Java applet.)

https://tinyurl.com/cr3ltyw

 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top