Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Rejection at PFD frequency beside VCO output carrier(PLL debug)

Status
Not open for further replies.

rf1008

Full Member level 2
Joined
Mar 30, 2012
Messages
129
Helped
7
Reputation
14
Reaction score
7
Trophy points
1,298
Activity points
2,219
Hi all,

I used ADF4360-7 in my PCB, and found one issue on rejection,please you kindly advise.

Reference OSC is 10MHz,PFD frequency is 200KHz,Loop bandwidth is 10KHz. When I set the output carrier is 900MHz,the rejection at +/-900.2MHz is about -75dBc and can be accepted. But when i set the carrier is 900.2MHz,the rejection at +/-900.4MHz decreased to only -41dBc.
I tried and found,the rejection at +/-PFD is ok when VCO outputs integrate carrier(840MHz/900MHz/960MHz) and is very bad when VCO outputs decimal carrier(900.2MHz,900.4MHz,900.6MHz). I have tried and modified the Loop bandwidth from 20KHz to 10KHz and 5KHz, but no improvement. I think it's not related to loop bandwidth.

Thanks!
 

FvM

Super Moderator
Staff member
Joined
Jan 22, 2008
Messages
47,857
Helped
14,119
Reputation
28,495
Reaction score
12,800
Trophy points
1,393
Location
Bochum, Germany
Activity points
277,767
I presume that it's not an intrinsic problem of the ADF4360 chip, because ADI's specification are usually trustworthy. But we can't be sure because the PFD spurs are only specified for an integer VCO to REF frequency ratio in the datasheet. I imagine that insufficient chip grounding and bypassing can bring up the problem. At non-integer frequency ratios, reference and VCO frequency can create intermodulation products that may enter the VCO control loop, causing the spurs.
 

rf1008

Full Member level 2
Joined
Mar 30, 2012
Messages
129
Helped
7
Reputation
14
Reaction score
7
Trophy points
1,298
Activity points
2,219
Thanks to FvM.

I finally found that OSC outside has an effect on the PDF spurs, the output reference voltage affects it. I add one serial 3K resistor between the OSC output and PLL input to decrease the reference OSC level and then,the spurs dcreased too.
 

Element_115

Advanced Member level 2
Joined
Mar 23, 2002
Messages
509
Helped
72
Reputation
144
Reaction score
43
Trophy points
1,308
Activity points
3,767
Hi all,

I used ADF4360-7 in my PCB, and found one issue on rejection,please you kindly advise.

Reference OSC is 10MHz,PFD frequency is 200KHz,Loop bandwidth is 10KHz. When I set the output carrier is 900MHz,the rejection at +/-900.2MHz is about -75dBc and can be accepted. But when i set the carrier is 900.2MHz,the rejection at +/-900.4MHz decreased to only -41dBc.
I tried and found,the rejection at +/-PFD is ok when VCO outputs integrate carrier(840MHz/900MHz/960MHz) and is very bad when VCO outputs decimal carrier(900.2MHz,900.4MHz,900.6MHz). I have tried and modified the Loop bandwidth from 20KHz to 10KHz and 5KHz, but no improvement. I think it's not related to loop bandwidth.

Thanks!
First: Does the VCO operate at only 840MHz, 900MHz, and 960MHz,. Or does it
operate FROM 840 - 960 MHz ?

2nd: Do you have a plot of the Spectrum ? Like a Phase noise plot would be best.
It will be good to know if this is a Spur at 900.4MHz or does the whole spectrum increase.

One could be that you are operating the VCO Beyond it's limit, and the Other could be that
you are getting a Mixing product that passes a strong signal (Spur) .
 

rf1008

Full Member level 2
Joined
Mar 30, 2012
Messages
129
Helped
7
Reputation
14
Reaction score
7
Trophy points
1,298
Activity points
2,219
840~960MHz is the whole operation frequency and the all the spurs like +/-900.4,+/-900.6,+/-900.8......are increased.

It's still in the VCO limit.

thanks.
 

hosein_rabiee_g

Member level 2
Joined
May 9, 2010
Messages
53
Helped
8
Reputation
16
Reaction score
8
Trophy points
1,288
Location
IR
Activity points
1,550
Hi.
I think the bypass capacitors in reference path and power supply of pfd and ref. div may help you.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top