regarding user defined primitives

Status
Not open for further replies.
M

mallikmarasu

Member level 3
Joined
Dec 21, 2006
Messages
58
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,288
Activity points
1,703
hi,
any one knows use of the user defined primitives in verilog
 

There is a chapter regarding this in Verilog HDL by Samir Palnitkar

if you have the book go through that(Chapter 12)

good luck.................
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…