Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

regarding user defined primitives

Status
Not open for further replies.

mallikmarasu

Member level 3
Joined
Dec 21, 2006
Messages
58
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,288
Activity points
1,703
hi,
any one knows use of the user defined primitives in verilog
 

rakesh_aadhimoolam

Full Member level 4
Joined
Mar 14, 2006
Messages
206
Helped
19
Reputation
38
Reaction score
2
Trophy points
1,298
Activity points
2,751
There is a chapter regarding this in Verilog HDL by Samir Palnitkar

if you have the book go through that(Chapter 12)

good luck.................
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top