Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] regarding tailing bits in(encoding/decoding)convolutional codes

Status
Not open for further replies.

emma2

Newbie level 6
Joined
Nov 30, 2010
Messages
13
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Dallas/TX
Activity points
1,372
Hi,
When decoding of a message using vitdec I end up with 3 more bits ,well I know that they are 3 because I have 3 registers ,but how to nicely get rid of these bits OR how to balance them?
I tried tailing the input message with 3 0's but I ended up with more 3 bits again.
:?:
 

kalyanasv

Full Member level 4
Joined
May 17, 2011
Messages
192
Helped
48
Reputation
96
Reaction score
46
Trophy points
1,308
Location
NY
Activity points
2,455
am not sure how the vitdec has been implemented internally. But if your getting the extra 3 bits. you should be able to safely ignore them. Typically what you want to do is append 3 bits to then end as you have already done. In that case, you should be able to ignore the last 3 bits and have a zero BER for high SNR values.
 
  • Like
Reactions: emma2

    emma2

    points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top