Non AMP

Regarding svf file in formality

Thread starter goutham233
Start date Dec 8, 2022

Status: Not open for further replies.

Dec 8, 2022

#1

G

goutham233

Newbie

SVF file does not contain hier_map guidance issue please anyone help me on this

Sort by date Sort by votes

Jan 6, 2023

#2

R

rca

Advanced Member level 5

can you remind what SVF file contain?

Upvote 0 Downvote

Status: Not open for further replies.

Similar threads

T
Preverify in Formality. When to use it?
- Started by TonyLS
- Mar 21, 2024
- Replies: 1
ASIC Design Methodologies and Tools (Digital)
T
[SOLVED] Formality pwrBB unmatched points
- Started by TonyLS
- Mar 11, 2024
- Replies: 0
ASIC Design Methodologies and Tools (Digital)
P
SDC file
- Started by prajapati_
- May 15, 2024
- Replies: 3
ASIC Design Methodologies and Tools (Digital)
P
Generating an array in .sp file for Synopsis Hspice
- Started by parminder
- Feb 12, 2024
- Replies: 4
ASIC Design Methodologies and Tools (Digital)
A
VCS in EDA playground, not detecting module defined in another file
- Started by analog_malware
- Nov 30, 2023
- Replies: 2
ASIC Design Methodologies and Tools (Digital)