The Verilog bit reduction operator is only allowed with integral (packed) bits; |test is illegal.
The SystemVerilog or reduction method would perform a bitwise or with each element.
test.or() is equivalent to test[0] | test[1] |... | test[4] and the result is a 2-bits.