Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Receiver jitter tolerance-SATA spec. (CDR corner frequency)

Status
Not open for further replies.

alomer

Newbie level 2
Newbie level 2
Joined
Sep 29, 2007
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,298
sata jitter tolerance

In SATA specification, jitter is defined as the difference in time between a data transition and the associated Reference Clock event for Gen1x, Gen2i and Gen2x. SATA assumes a BER target of less than 10-12. The Reference Clock is extracted from a serial data stream using either a PLL (hardware) or a clock recovery algorithm (software).

Reference Clock PLL are defined as type 2 PLL with a -3 dB corner frequency fc3db = fBAUD / N. Several corner frequencies are provided in the jitter budget fc3db = fBAUD / 10 (Gen2i, Gen2m), fc3db = fBAUD / 500 (Gen2i, Gen2m), fc3db = fBAUD / 1667 (Gen1x, Gen2x).For Gen2i and Gen2m, transmitters and receivers shall meet fBAUD / 10 and fBAUD / 500 specifications.

How to calculate the technical origin of the number 1667? Is there some mathematical or technical explanation for it?

I have read the Annex C in MJSQ (Method for Jitter and Signal Quality) document, but I can't get the answer .
Thank you!!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top