Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Rcon : is it a constant if AES is implemented on an FPGA?

Status
Not open for further replies.

hassanzia

Junior Member level 3
Junior Member level 3
Joined
Nov 24, 2011
Messages
30
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Visit site
Activity points
1,506
HI, I'm trying to implement a 128-bit AES encryptor on an FPGA. My question is regarding the Rcon table used in the Rijndael key schedule. Is it constant for any key provided or does it need to be calculated on the fly? ie whether its independent of the key supplied or not?

PS If it is independent, would it be possible to implement this portion as a look up table in an fpga?
 

I looked at a python implementation and it looks to be a constant. OK then to have a LUT in rom block or so.
 

hello hassanzia
in each round that you want to product new key you should use rcon and rotword and subbyte...
rcon depend on that witch round you want use it...in each round it difficult...
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top