Non AMP

qverify strange lint error

Thread starter rajmachol
Start date Nov 12, 2022

Status: Not open for further replies.

Nov 12, 2022

#1

R

rajmachol

Newbie

code in question :

begin

if(~rd_wrb)

begin

mem_data[shift_reg[13:7]] <= {shift_reg[6:0], SDATAIN};

end

shift_reg <= {shift_reg[14:0], SDATAIN};
end

Kindly help me fix the violations

Status: Not open for further replies.

Similar threads

N
Launch Simulation Error in Vivado
- Started by Natasha_
- Nov 23, 2023
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
E
The reason of Verilog signed math calculation error
- Started by EDA_hg81
- Sep 17, 2023
- Replies: 4
PLD, SPLD, GAL, CPLD, FPGA Design
K
Fatal error VHDL
- Started by Kgonz
- Apr 3, 2023
- Replies: 12
PLD, SPLD, GAL, CPLD, FPGA Design
F
Multiple Driver Net Error
- Started by Freddy_
- Apr 1, 2023
- Replies: 4
PLD, SPLD, GAL, CPLD, FPGA Design
FPGA PR error message
- Started by Fun-King
- Feb 2, 2023
- Replies: 5
PLD, SPLD, GAL, CPLD, FPGA Design