the netlist should not have VDD/VSS after synthesis. Encounter has option to provide the VDD/VSS ports during the generation of the standard cell rows. The VDD/VSS are predefined. the POWER port information is from the LEF files which is used by the tools.