Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Questions about hold time violations

Status
Not open for further replies.

energeticdin

Full Member level 2
Joined
Jul 31, 2006
Messages
125
Helped
6
Reputation
12
Reaction score
1
Trophy points
1,298
Activity points
2,156
Hi all,

1. For reducing Hold time violation, we have to add delay in data path or clock path?

2. For checking setup, we r checking for next rising edge, for hold at the same edge why?

3. How to reduce hold time violations? Only adding buffers or any thing else....


Thanks in advance
 

Reg: Hold time

1.. data path, but you have to minimize clock skew in the backend.

2. hold time problem will show up on reg to reg on a very sort data path, due to clock skew.

3. minimize your clock skew, review your clock uncertainty specification. *analyze* your timing report, not just the slack results.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top