Question on At-speed test for DFT

[feel_on_on]

question:
Can I set two parts of scan chain? one is basic scan chain path ,
the others is a scan chain with clock controller for At-speed testing ?


With DFT compiler-TetraMax flow or any tools ?

 

[rameshsuthapalli]

Hi,

I am unable to understand what u r asking can u explain a bit clearly.
in the at-speed testing the clock will be muxed with sliced pll clock at the intial stage.so the clock tree is same for both ordenary and at-speed clock but the at the time of atspeed we will select the pll clock instred of shift clock.

Regards,
Ramesh.S

 

[phutanesv]

Dude,

At-speed is one of the technique to test the defects in a design.

Timing failure occurs when a circuit opeaayes corectly at a slow clock rate, and then fails when made to run at the normal system speed.

dealy variations exist in the chip, results in partial conducting transistors, and resistive bridges.

At-Speed is used t run to solve this problem.

Scan chain is another way, which can be full scan or partial scan . but partial scan is done since timing is less

Both can be done.


Hope i have answered

Phutane

phutane

 

[stormwolf]

You should know does the ATE can support you DFT pattern, usally ATE just one clock .