Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Question about writing to external memory in Altera design

Status
Not open for further replies.

nervecell_23

Member level 1
Member level 1
Joined
Apr 26, 2013
Messages
38
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Visit site
Activity points
1,565
I want to write to a DDR2 RAM from a custom architecture. The RAM has 64bits data width and runs at 400MHz. The custom architecture is interfering with the memory controller by using Avalon-MM interface. The memory controller is set to half-rate mode which means local data width is 256bits and one word on local side is equal to 4 words on memory side (4*8byte aligned).

My question is if I just want to write a 64bits word to the memory without damaging other content in it, is there anyway to do that (such as write byte-enable signal)? Since if I write a 256bits word to the memory with only 64bits that are meaningful, the other 192 dummy bits is going to replace the original content in the memory right?
 

As I don't have Altera tools installed anywhere I can't verify that local_be is generated on the ports of the DDR2 controller IP.

https://www.altera.com/en_US/pdfs/literature/ug/ug_ddr_sdram.pdf
pg 3-29 has the following table.
Capture.JPG
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top