Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

question about the transmission gate

Status
Not open for further replies.

alard

Member level 4
Joined
Dec 2, 2004
Messages
70
Helped
4
Reputation
8
Reaction score
1
Trophy points
1,288
Activity points
551
Hi,

Usually how to decide the size? In addition, is it needed to make the PMos transistor three times lager than the nmos due to the different mobility?

Best Regards,
Jian
 

If you are using the transmission gate the delay is determined by the current of transistors which drive your transmission gate. For proper sizing, it is better considering the current that will pass through your transmission gate.

It is better to use the same pmos/nmos ratio as other cmos gates for layout but you can iterate sizes for best delay.

Regards
 

    alard

    Points: 2
    Helpful Answer Positive Rating
Your sizing will also affect the clock feed-through to your output. For proper design I strongly recommend you to go through Chapter 4 (Section 4.1) of "CMOS Analog Circuit Design" from Allen and Holberg.

Hope this helps,

diemilio
 

    alard

    Points: 2
    Helpful Answer Positive Rating
thx for both of you~~~
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top