Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Question about SPI input/output capturing

Status
Not open for further replies.
N

naven8

Newbie level 1
Newbie level 1
Joined
Feb 17, 2009
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,286
Can someone explain the reason for not sampling SPI SI/SO signals on the same clocking edge?
We 4 different modes in SPI but all of them uses different edges for capturing/driving input/output.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top