Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Question about simulating the noise factor of LNA in Cadence

Status
Not open for further replies.

rockycheng

Member level 5
Joined
Feb 4, 2005
Messages
91
Helped
6
Reputation
12
Reaction score
2
Trophy points
1,288
Activity points
864
Hi,

I've some questions about a test-bench schematic of LNA.

In order to simulate the noise factor, a balun is composed at the input port. It adopts one PORT and two VCVSs(voltage-controlled voltage-source). The gain of VCVS is set to be 0.707. And it also takes away the input (source) resistance that is included in the original schematic. I've simulated the input wave. It turns out that the differential input signal to the LNA is 0.707 times the output signal of the PORT.

My question is, why the gain is 0.707? and why the source resistance is removed?

Does anyone know the answers?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top