Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Question About multicore synchronization??

Status
Not open for further replies.
L

lty

Junior Member level 3
Joined
May 24, 2004
Messages
28
Helped
7
Reputation
14
Reaction score
4
Trophy points
1,283
Activity points
214
I like to know how multi-core CPU implements the instruction "read and swap".
Is there a reg which store the memory address that is accessing by cpu? then any other cores that want to access this memory address will be blocked.
Does anyone confirm my idea?
Or give me some links or books to introduce the reason.
thanks!!
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top