Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

question about how to calculate the latency of a circuit?

Status
Not open for further replies.

DE4User

Junior Member level 2
Joined
Oct 14, 2011
Messages
24
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,454
Hi guys,

I intend to calculate the latency of a digital circuit, so I get one questions. Can I just add the propagation delay of those involved gates together to get the latency of the whole circuit? Suppose the target circuit only consists of two levels of gates, the first level placed an AND2 gate, the second level placed a NOT gate. The output of the AND2 gate is supposed to be the input of the NOT gate. So can we say the latency of the circuit is equal to propagation delay of AND2 plus propagation delay of NOT? Thanks.
 

partially true ..
depends on degree od accuracy desired .. and application requirements
delay is also added bu copper tracks and connections .. so length of traces also matters
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top