Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Question about defining discrete ports in CST

Status
Not open for further replies.

ashwini9

Newbie level 3
Joined
Sep 29, 2008
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,297
Hello everyone,

I am new to CST and am trying a simple structure with P/G plane and a signal line on the top layer. I defined discrete ports (in the z direction and z = the thickness of the package) at each ends of the signal line. and when I try to simulate it says discrete port in a PEC, hence terminated. Could someone help me with this. I used a background material of PEC.
Can I use waveguide ports for this kind of structure?

Thanks
Ashwini
 

you should change the background material from PEC to normal.
this will solve the problem

regards
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top