Nov 25, 2004 #1 T taoshen Junior Member level 1 Joined Mar 11, 2004 Messages 15 Helped 0 Reputation 0 Reaction score 0 Trophy points 1,281 Activity points 130 conversion question I think that vhdl ------------------ verilog variable -----------------> reg signal ------------------> wire process -------------------> always May I be right?
conversion question I think that vhdl ------------------ verilog variable -----------------> reg signal ------------------> wire process -------------------> always May I be right?
Nov 25, 2004 #2 N nand_gates Advanced Member level 3 Joined Jul 19, 2004 Messages 899 Helped 175 Reputation 350 Reaction score 53 Trophy points 1,308 Activity points 7,037 Re: conversion question Yes u are right! I will add following! vhdl -------> verilog signal ----> wire if you are doing port mapping OR using signal outside process signal ----> reg if you are assigning signal inside process block
Re: conversion question Yes u are right! I will add following! vhdl -------> verilog signal ----> wire if you are doing port mapping OR using signal outside process signal ----> reg if you are assigning signal inside process block
Nov 25, 2004 #3 T taoshen Junior Member level 1 Joined Mar 11, 2004 Messages 15 Helped 0 Reputation 0 Reaction score 0 Trophy points 1,281 Activity points 130 Re: conversion question nand_gates : signal ----> wire if you are doing port mapping OR using signal outside process ================================= Are you meanings that the "wire" denotes the signal that can communicate among processes in one entity ?
Re: conversion question nand_gates : signal ----> wire if you are doing port mapping OR using signal outside process ================================= Are you meanings that the "wire" denotes the signal that can communicate among processes in one entity ?
Nov 25, 2004 #4 N nand_gates Advanced Member level 3 Joined Jul 19, 2004 Messages 899 Helped 175 Reputation 350 Reaction score 53 Trophy points 1,308 Activity points 7,037 Re: conversion question No.. here is example of what i mean..... VHDL code signal a,b,c : std_logic; u1: xyz_gate port map (a, b, c); u2: pqr_gate port map (a, b, c); Translates in Verilog wire a,b,c; xyz_gate u1(a, b, c); pqr_gate u2(a, b, c);
Re: conversion question No.. here is example of what i mean..... VHDL code signal a,b,c : std_logic; u1: xyz_gate port map (a, b, c); u2: pqr_gate port map (a, b, c); Translates in Verilog wire a,b,c; xyz_gate u1(a, b, c); pqr_gate u2(a, b, c);
Nov 25, 2004 #5 T taoshen Junior Member level 1 Joined Mar 11, 2004 Messages 15 Helped 0 Reputation 0 Reaction score 0 Trophy points 1,281 Activity points 130 Re: conversion question Can you give me a example that "OR using signal outside process " ?