Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Question about clearance from DNW to N+ diffusion which is outside NW

Status
Not open for further replies.

littlej_zju

Member level 2
Member level 2
Joined
Dec 5, 2006
Messages
44
Helped
6
Reputation
12
Reaction score
4
Trophy points
1,288
Visit site
Activity points
1,491
From the design rule, there is minimum clearance requirement from DNW to N+ diffusion which is outside NW. And, DNW cut N+ diffusion outside NW is not allowed.
Foundry said that "if half of N+OD with PW --> ( N+/PW ) NP diode, Half of N+OD with PW +DNW --> (N+/PW/DNW) NPN bipolar, It may has leakage or some unexpected issue". But, I can't image which leakage would happen.
pic18340.jpg
 

Both N+ contacts (outside of) & (cutting) DNW - together with the p- substrate and the N+ DNW tap - form a parasitic npn BJT. Should the two N+ taps (collector and emitter of the npn) be on different potential, a β-magnified collector current would flow. Min. G separation ensures sufficiently low β.

The parasitic npn BJT forming of the DNW cutting N+ contact isn't easily to be seen, but one shouldn't forget that the DNW doping at the surface is rather low, hence a large resistance between the two N+ contacts could exist, depending on their separation.

Foundries simply won't risk too high a leakage current, so they don't allow such alignment generally.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top