Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Quescent current of LDO

Status
Not open for further replies.

tompham

Full Member level 2
Joined
May 29, 2010
Messages
133
Helped
29
Reputation
60
Reaction score
29
Trophy points
1,308
Location
usa
Activity points
2,066
Hi all
Im confusing with LDO quescent current of LDO. Some one define it is current of power transistor w/o load. Some define it is total current (Ivdd) of LDO + bandgap + current bias. I see some paper tells quescent current around 7uA, and LDO can handle up to 100mA loading. From my understanding if LDO can handle 100mA , need huge pmos transistor and the buffer to drive this pmos need large current to deal with slew rate. So 7uA total current not make sense to me. I hope anyone in this forum can share idea about this. Thanks a lot
 

KlausST

Super Moderator
Staff member
Joined
Apr 17, 2014
Messages
20,792
Helped
4,495
Reputation
9,002
Reaction score
4,559
Trophy points
1,393
Activity points
137,277
Hi,

Usually the quiescent current is measured without load.
On the output there may be a capacitor, but no DC current.

A ldo is a linear acting voltage regulator, therefore you usually don't have high slew rate, especially not withno load.
So 7uA is not unusual.

Klaus
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top